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Abstract - This paper presents design considerations for cas- ment fast digital circuits than precise analog functions [5].
cade Sigma-Delta Modulators (XAMs) included in multistan- Several multistandard LAM Integrated Circuits (ICs) have
dard wireless transceivers. Four different standards are been reported up to now [6]-[10]. Most of them are based on
covered: GSM, Bluetooth, UMTS and WLAN. A top-down reconfiguring architecture-level parameters (modulator order,
design methodology is proposed to find out the optimum mod- oversampling ratio and/or number of bits of the internal quan-
ulator architecture in terms of circuit complexity and reconfig- tizers), whereas less emphasis is normally put at circuit-level
uration parameters. The selected 2-1L-2 expandible YAM is parameters.
high-level sized and several reconfiguration strategies are This paper presents design considerations applicable to
adopted at both architecture- and circuit-level in order to This padepr AMs integnedonsideratistandableto
adapt the modulator performance to the different standards expandible cascaderAMs intended for multistandard receiv-ers coeigfustnad:GMButohUT ad
requirements with adaptive power consumption. Time-domain , o f s
simulations are shown to validate the presented approach.t' WLAN. A complete top-down design procedure is described,
putting special emphasis on optimizing the circuit design for
I. INTRODUCTION different operation modes. To this purpose, different strategies
The extraordinary growth ofwireless communication tech- are adopted at both architecture- and circuit-level in order to
nologies has prompted the emergence of multitude of new fulfil specifications with minimum power consumption.
applications and standards. These new standards like IEEE
802.11 Wireless Local Area Network (WLAN) and Universal II. MODULATOR ARCHITECTURE
Mobile Telecommunications System (UMTS) are comple- The modulator in this paper has been designed to meet the
menting rather than replacing the existing ones such as Glo- requirements of direct-conversion receivers. This receiver
bal System for Mobile (GSM) communication giving rise to architecture is commonly used in multistandard applications
the so-called universal or multistandard transceivers. These because it eliminates the need for both IF and image reject fil-
systems are able to operate over a variety of specifications, thus tering and requires only a single oscillator and mixer [11]. The
benefiting of the different services and functions offered by ADC effective resolution was extracted from an iterative simu-
co-existing wireless standards [ a]. lation-based procedure considering the propagation of the dif-
Multistandard transceivers need to be implemented by ferent standard test signals through the receiver front-end.
reconfigurable building blocks that can be adapted to each Table I lists the ADC specifications for the standards covered
specification with little adjustment made to their circuit param- in this work.
eters and with adaptive power consumption. One of the most Given that reconfigurability issues must be boosted in the
challenging building blocks is the Analog-to-Digital Converter targeted multistandard application, the expandible cascade
(ADC), because of the different sampling rates and dynamic LAM in Fig.1 has been selected as the best suited architecture
ranges required to digitize the wide range of signals coming [12]. This cascade topology comprises a 2nd-order first stage
from each individual operation mode [2]. followed by 1st-order stages, and can be easily extended to
Sigma-Delta Modulators (RAMs) are good candidates for build a LAM of a generic order L by simply adjusting the
the implementation of the ADC in multistandard, multimode number of 1st-order stages. Note that every cascade -AM
communication systems [3][4]. On the one hand, these ADCs belonging to the family in Fig.1 can be univocally described by
have lower sensitivity to circuitry imperfections than three parameters: the modulator order (L), the oversampling
Nyquist-rate ADCs, thus making easier to include reconfigura- ratio (OSR ), and the number ofbits in the last stage (B ). Thus,
bility and programmability functions without significant per- a {L, B, OSR } triad is used to codify them.
formance degradation. On the other hand, RAMs trade analog The first step in the design ofthe multistandard LAM is the
accuracy by signal processing, thus facilitating their integration exploration of the { L, B, OSR } candidates for each standard
in deep-submicron VLSI technologies, more suited to imple- TABLE I. ADC SPECIFICATIONS
|GSM |Bluetooth |UMTS |WLAN|
t 1. This work has been supported by the Spanish Ministry of Science and Education Resolution 13bit 1 lbit9bit7bit
(with support from the European Regional Development Fund) under contractI
TEC2004-01752/MIC. Bandwidth 200kHz 1MHz 3.84MHz 20MHz
0-7803-9390-2/06/$20.00 ©C2006 IEEE 1884 ISCAS 2006
X-00, 0.251 * The modulator reference is fixed to 1.2V in order to place
x X X0>25<05 the input signal level at -5.6dB below Full Scale (FS)
(near the modulator overload) and maximize the SNDR.
* Given the targeted range of resolutions ( <3bit), the
- * 0.5 IF-|;>-Y ; ;r explored values of L are restricted to 2, 3, and 4.
2 + +t ' *The sampling frequency (/s is restricted to values I1
2, + 4, etc., from a maximum of 160MHz, in order to
1st-order | Tmake it easy the frequency division of a master clock fre-
stages 1 \quency from one standard to another. This imposes a con-
.L_02(5 + straint on the practical OSR values that are explored and0.5z forces to expand the bandwidth in UMTS from 3.84MHz
DAC Cancellation Logic to 4MHz.
Figure 1. 2- IL-2 cascade Y-AM.* The smallest value for the unit capacitor (C11) is fixed to
that achieve minimum power consumption while fulfilling its 0.25pF for mismatching issues.
corresponding requirements. At this step, an updated version of * In order to simplify the circuit reconfiguration, the sam-
the analytical procedure described in [12] to estimate the power pling capacitor at the modulator front-end can only take
consumption of 2-1 L AMs has been followed. The proce- values that are multiple of C11.
dure, based on compact expressions that contemplate both Table II summarizes the ranking of RAMs with the lowest
architectural and technological features, schematically consists estimated power for each standard. Together with the values for
ofthe following steps: {L, B, OSR } , those required for fs and Cs, and the obtained
1) The in-band quantization error power (PQ ) is calculated Dynamic Range (DR) and SNDR peak are also enclosed. The
for given values of {L, B, OSR } and Vref, considering highlighted rows in Table II correspond to the RAMs for each
also leakages due to capacitor mismatch, finite amplifier standard that we have selected for further consideration. Note
DC gain, and errors in the multibit quantizer (if B > 1 ). that the rest of candidates are directly covered by the selected
2) The in-band error power due to circuit noise (PCN) is con- ones, since the former just imply an increase of the modulator
sidered. The value of the sampling capacitor at the modu- order or of the internal multibit resolution. Thus, the selected
lator front-end (Cs) is selected so that PQ +PCN is AMs at this step globally comprise:
smaller than the maximum allowed total in-band error * 3rd- and 4th-order cascades.
power. PCN will be mainly contributed by kT/C noise, * Single-bit and multibit quantization of 2, 3, 4, or 6 bits.
but some room is left at this step for the contribution of the * Sampling frequencies of 20MHz, 40MHz, 80MHz, or
front-end amplifier noise. 160MHz.
3) The amplifier Gain-Bandwidth product (GB) is estimated
so that the in-band error power due to the integrator defec- TABLE II. RANKING OF RAMS ACCORDING TO THEIR ESTIMATED POWER
tive settling (Pst ) is non-limiting ( Pst << PQ+PCN) A fS Cs DR SNDRp,,,k Power
linear settling model is used, considering that it takes a Standard L B OSR (MHz) (pF) (bit) (bit) (mW)
number ln(2ENOB) of time constants to settle within 4 1 50 20 0.50 42 359 0.9
ENOB resolution. 3 2 50 20 0.0 1439 13.56 117
4) The amplifier GB is related to its power dissipation, for 3 3 50 20 0.50 14.41 13.58 12.5
which the amplifier topology must be known a priori. Suit- 4 2 50 20 0.50 14.42 13.59 13.4
able candidates are closely related to the process technol- GSM 3 4 50 20 0.50 14.41 13.58 14.1
ogy: supply voltage, minimal device length, etc. Usual 4 3 50 20 0.50 14.42 13.59 14.2
choices are folded cascodes for supplies above 3V or 4 4 50 20 0.50 14.42 13.59 15.8
two-stage amplifiers below 2.5V. In our case fully differen- 3 1 100 40 0.25 142 1159 17.0
tial folded-cascode opamps with a 3.3V supply will be 4 1 100 40 0.25 14.42 13.59 20.0
assumed. 4 1 20 40 0.25 1282 199 18.1
5) Once the power dissipation of the front-end integrator has 3 3 20 40 0.25 1276 J1193 20.63 4 20 40 0.25 13.05 12.22 22.5been estimated, that of the remaining ones (with, in prac- Bluetooth 4 2 20 40 0.25|13.16 12.33 23.0
tice, less demanding specifications) is estimated as a frac- B 4 20 40 0.25 13.21 12.38 23.9
tion of it. The overall estimated modulator power is then 4 4 20 40 0.25 13.22 12.39 25.5
basically obtained by adding up all contributions, together 3 1 40 80 0.25 13.40 12.57 32.1
with the dynamic power in the SC stages. 3 4 8 0 1 9 3
Given the targeted multistandard application, the design UMTS *4 10 80 0.2s5 10.45 9.6 138
space has been explored in terms of suitable {L, B, OSR} tri- 4 3 10 80 0.25 11.46 10.63 42.0
ads for each standard by applying the former procedure under WLAN 3 6 4 16 0.25 8.12 7.29 70.9
the next global constraints: 4 6 4 160 0.25 8.57 17.7 80.8
1885
* Sampling capacitors of 0.25pF or 0.5pF. -+- GSM{3,1,100}
These issues can be handled at circuit level, by reconfigur- 90 GSM {3,2,50}
ing the last stage of the expandible cascade to either single-bit 80 - 0 - Bluetooth {3,3,20} T -
or multibit with programmable resolution, by dividing the mas- 70 Bluetooth {4,1 ,20} --
-EB- UMTS {3,4,1O}1
ter clock frequency by a factor 2, 4, or 8, and by using switch- 60 UMTS {4,2,1O} - -a -
able capacitors at the modulator front-end, respectively. m5^0 - WLAN {3,6,4}
Seeking for a single circuit that covers all the former pos- 40 ------------------
Cl)sibilities can a priori be done, but such a large degree of free- ;2 30 -r - - - - - - - --sL--
dom in the reconfigurability will considerably increase the 20 ----,
circuit complexity. Thus, only one {L, B, OSR} triad will 10 -------I
definitively be selected for each standard. However, given that 0 --
the estimated power consumption is not very different from one
_10_, __ _ __ __ _
case to another, the final decision will be taken after extracting -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0case
~~~~~~~~~~~~~~~~~~~~~~~~Relativeinput amplitude1 A I/Vref (dBV)their complete set of building-block requirements using more Rltv nu mltd,ArVe dVFigure 2. SNDR curves obtained by behavioral simulation after the
accurate behavioral simulations. fine tuning of the building-block specifications.
III. HIGH-LEVEL SYNTHESIS
The formerly selected candidates have been extensively IV SIMULATION RESULTS
simulated using SIMSIDES [13], a time-domain simulator for iV.SIUtIO rEsUTs
' ~~~~~~~~Asshown in Fig.2, the modulator sizings in Table IIILA modulators that includes accurate behavioral models for achieve the specifications of the different standards. The figure
thermal noise, integrator defective settling, distortion sources, . I . . .
etc. This way the architecture specifications can be mapped
.des the es obitan by b eav lar tin
ont moe efied uidin-bockreqirmens i trmsof and shows that the RAMs exhibit an SNDR peak larger thanonto more refine building-block requirements n er Of 81dB for GSM, 71dB for Bluetooth, 58dB for UMTS, and
amplifier DC gain, GB, Slew Rate (SR), equivalent input 44dB for WLAN.
noise, switch on-resistance, etc.
Based on the results shown in Table III, especially on thoseThe followed steps for this process are:
related to the amplifier dynamics, the final selection of the1) Validate that the RAMs selected from Table II achieve the LAM architecture for each standard is:
required DR for each standard, taking into account quan- * For GSM: {3, 1, 100}
tization error and kTIC noise.
2) Determine the maximum equivalent input noise for each For Bluetooth: 4 1 20
amplifier that does not degrade the former performance. * For UMTS: {4, 2, 10}
3) Determine the required amplifier dynamics (GB and SR), * For WLAN: { 3, 6, 4 }
taking into account settling errors during both the integra- The selected {L, B, OSR } triads have also the advantage
tion and sampling phases. of requiring the same sampling capacitor (0.25pF see Table
4) Refine the DC gain and SR requirements at each front-end II), thus eliminating the need for switchable capacitor arrays at
integrator in order to limit the generated distortion near the the modulator front-end. As an illustration, Fig.3 shows the
modulator overload level, modulator output spectra, based on a 65536-point FFT,
At this step different amplifiers are considered for each obtained by behavioral simulation for GSM and WLAN.
integrator in order to gain insight on their individual needs. CONCLUSIONS
Once the final architecture is selected for each standard, the A design methodology for the design ofmultistandard cas-
global amplifier specifications will be tried to be covered using cade EA modulators has been described. Both architecture and
reconfigurable amplifiers (in terms of bias currents and/or tran- circuit-level reconfiguration strategies have been considered in
sistor sizings). order to find out the optimum architecture in terms of power
However, switches will not be reconfigured from one dissipation and silicon area. As an application of the proposed
standard to another, so that they must be sized at this step taking methodology, the high-level design of a cascade EA modulator
into account their slow-down effect on the integrators dynamics has been presented to cope with the requirements of several
and the dynamic distortion they introduce at the modulator wireless standards.
front-end [14]. They have been sized to exhibit a maximum
on-resistance around 250Q, which does not to compromise
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TABLE III. AmPLIFIER REQUIREMENTS AFTER FINE TUNING OF THE DIFFERENT {L, B, OSR}I CANDIDATES.
#3 2250 250 0.23 130 316.0 2.3 25.1
13iI1001 #2 12.50 250 0.86 120 5.67 24.2 43.4
{4,1,50} #3 2125. 250 0.2 170 5.67 7.1 61.5
#1 8.0 2000 1.36 240 3.51 61.8 88.2T
{3,3, 2, 0} #2 326.0 550 2.52 1300 5.67 170.8 1708.
#3 495.0 350 4.04 1000 16.03 40.1 193.4
f4,, 501 #2 12.0 350 2.52 300 5.67 70.8 108.5{4,1,20} #3 195.0 400 1.19 1750 5.67 33.4 271.2
#4 402.0 300 0.46 3505.67 12.9 135.6
{3, 4, 210 #2 126.0 500 6.40 800 5.670 178.8 289.1
#3 35.0 400 13.26 2550 16.15 130.7 492.6
#2 18.0 400 6.19 750 5.70 172.9 271.1
{4,2,10} ~~#3 450 450 80146 1000 5.670 227. 1361.
#4 351.0 4500 6.61 4100 16.153 65.26 193.2
{3,64,4}0 #2 30.0 1375 21.50 1700 5.90 579.9 610.9
#3 22.5 675 23.45 7000 16.83 269.1 1351.8
{4, 6, 10} #3 20.0 525 17.9 2750 5.93 464.0 92.4
#4 4750 650 619.61 3150 16.95 180. 19167.
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